
# A Library of Parameterized Hardware Modules for Floating Point Arithmetic and Its Use

Prof. Miriam Leeser
Pavle Belanovic
Department of Electrical and Computer Engineering
Northeastern University
Boston MA





maintaining the data needed, and c including suggestions for reducing	llection of information is estimated to completing and reviewing the collect this burden, to Washington Headquuld be aware that notwithstanding ar OMB control number.	ion of information. Send comments arters Services, Directorate for Infor	regarding this burden estimate mation Operations and Reports	or any other aspect of the 1215 Jefferson Davis	is collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE 21 MAY 2003		2. REPORT TYPE <b>N/A</b>		3. DATES COVE	RED	
4. TITLE AND SUBTITLE				5a. CONTRACT	NUMBER	
A Library of Parameterized Hardware Modules for FLoating Point			5b. GRANT NUMBER			
Arithmetic and Its Use				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NU	JMBER	
				5e. TASK NUMBER		
			5f. WORK UNIT NUMBER			
	ZATION NAME(S) AND AE ctrical and Compute, MA	` '	theastern	8. PERFORMING REPORT NUMB	GORGANIZATION ER	
9. SPONSORING/MONITO	RING AGENCY NAME(S) A	ND ADDRESS(ES)		10. SPONSOR/M	ONITOR'S ACRONYM(S)	
				11. SPONSOR/M NUMBER(S)	ONITOR'S REPORT	
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited				
13. SUPPLEMENTARY NO  The original docum	otes nent contains color i	mages.				
14. ABSTRACT						
15. SUBJECT TERMS						
			17. LIMITATION OF	18. NUMBER		
a. REPORT unclassified	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE unclassified	ABSTRACT <b>UU</b>	OF PAGES 27	RESPONSIBLE PERSON	

**Report Documentation Page** 

Form Approved OMB No. 0704-0188


#### **Outline**

- Introduction and motivation
- Library of hardware modules for variable precision floating point
- Application: K-means algorithm using variable precision floating point library
- Conclusions

#### Accelerating Algorithms


- Reconfigurable hardware used to accelerate image and signal processing algorithms
- Exploit parallelism for speedup
- Customize design to fit the particular task
  - signals in fixed or floating-point format
  - area, power vs. range, precision trade-offs

## Format Design Trade-offs



dissipation

## Area Gains Using Reduced Precision




## General Floating-Point Format

Field	Symbol	Bitwidth
sign	S	1
exponent	е	exp_bits
fraction/mantissa	f	man_bits

	sign	exponent	fraction / mantissa	
ľ	MSB		LS	B

## **IEEE Floating Point Format**



- BIAS depends on number of exponent bits
  - » 127 in IEEE single precision format
- Implied 1 in mantissa not stored

#### Library of Parameterized Modules


 Total of seven parameterized hardware modules for arbitrary precision floating-point arithmetic

	Module	Latency
format controll	/denorm	0
format control		2
operators	/fp_add	4
operators	fp_sub	4
	\fp_mul	3
conversion	/fix2float	4/5
conversion	\float2fix	4/5

#### **Highlights**

- Completely general floating-point format
- All IEEE formats are a subset
- All previously published non-IEEE formats are a subset
- Abstract normalization from other operations
- Rounding to zero or nearest
- Pipelining signals
- Some error handling

#### Assembly of Modules



2 × denorm


 $+ 1 \times fp\_add$ 

+ 1 × rnd\_norm

= 1 × IEEE single precision adder


#### Denormalization

- "Unpack" input number: insert implied digit
- If input is value zero, insert '0'
   Otherwise, insert '1'
- Output 1 bit wider than input
- Latency = 0





## Rounding and Normalizing

- Returns input to normalized format
- Designed to follow arithmetic operation(s)




#### Addition and Subtraction







## Multiplication





## Fixed to Floating-Point





## Floating to Fixed-Point






#### Implementation Experiments


- Designs specified in VHDL
- Mapped to Xilinx Virtex FPGA
- Wildstar reconfigurable computing engine by Annapolis Micro Systems Inc.
  - PCI Interface to host processor
  - 3 Xilinx XCV1000 FPGAs
  - total of 3 million system gates
  - 40 Mbytes of SRAM
  - 1.6 Gbytes/sec I/O bandwidth
  - 6.4 Gbytes/sec memory bandwidth
  - clock rates to 100MHz



## Synthesis Results




## Synthesis Results




#### K-means Algorithm

#### Image spectral data




- •Each cluster has a center:
  - mean value of pixels in that cluster
- •Each pixel is in the cluster whose center it is closest to
  - requires a distance metric
- Algorithm is iterative




#### K-means Clustering Algorithm

Purely fixed-point

Hybrid fixed and floating-point







Floating-point

Fixed-point


#### Structure of the K-means Circuit



#### Hybrid Datapath



#### Results of Processing



Purely fixed-point

Hybrid fixed and floating-point

## Synthesis Results

Property	Fixed-point	Hybrid
Area	9420 slices	10883 slices
Percent of FPGA	76%	88%
Minimum period	16ns	20ns
Maximum frequency	64MHz	50MHz
Throughput	1 cycle	8 cycles

#### Conclusions

- Library of fully parameterized hardware modules for floating-point arithmetic available
- Ability to form arithmetic pipelines in custom floating-point formats demonstrated
- Future work
  - More floating point modules (ACC, MAC, DIV ...)
  - More applications
  - Automation of design process using the library
    - Automatically choose best format for each variable and operation